The design of general-purpose computers has, until recently, been largely a qualitative exercise [1] . The work by Flynn [2] and Hennessy and Patterson [3] has helped start a reversal of that trend by putting the design of computers on a quantitative footing. Along those lines, in this work we propose to formalize the description of computer architectures. We develop a generic model for computing architecture that has the following three features. 1) Fidelity: The model accurately represents the structural parts of a given architecture and how they are related, while at the same time it allows for abstract computer models to represent the operations of these parts and their interactions. 2) Accessibility: The model is an intuitive, algebraic model that can be used by computer architects and other designers of digital systems with little training in formal mathematical methods. 3) Extensibility: The model can be used to model entire systems or the individual components of such systems. Our development of the model presented in this paper looks at both the static and dynamic aspects of a computers architecture. The static aspects are the associations between the components. While the dynamic aspects describe how the connected components interact in order to perform the computations.
Section III describes the development of the simple model, together with an example of its application. Section IV extends the simple model into the general model and it also provides a small example. Section V applies the generic model to the computer design techniques of microprogramming and virtualization. Section VI concludes the paper.
II. RELATED WORK
The term computer architecture was first used to describe the attributes of the IBM System/360 as seen by the programmer [4] , [5] , today this aspect of a computers design is commonly known as its instruction set architecture (ISA). Over time the concept of computer architecture has grown to be more encompassing. Mudge [5] defines computer architecture as the ISA together with its implementation using hardware components. He adds that computer architecture influences and is influenced by the existing technology, the applications targeted to run on the computer, and other constraints such as costs, compatibility and the marketplace. Hennessy and Patterson [3] , define computer architecture as the design specifications for a computer, which include the description of its: (i) ISA, (ii) microarchitecture, also known as computer organization, and (iii) hardware. These design specifications or blueprints when implemented should result in a computer that maximizes performance while subject to constraints, such as costs and power. In this paper we will adopt the definition of computer architecture by Hennessy and Patterson. When dealing with physical machines, the "program" and "data" components of our proposed model relate to the ISA part of this definition, while the "resources" part of our model relates to the microarchitecture and the hardware descriptions.
A constructive computation-based theoretical framework for modeling the underlying structures of computer architecture is presented by Albrecht [6] . While this framework is generic, it has some limitations in that it is not intuitive and it is mainly focused on modeling the operations of the components. Furthermore, it is only accessible to computer architects with advanced mathematical training in formal models.
In the literature the architecture of physical computers and virtual computers are treated as a separate subjects [3] , [7] . Given the growing importance of virtualization in the computer industry we are of the view that a framework which seamlessly handles both physical and virtual computer architectures will be advantageous. Chen et al. [8] proposed a virtual machine model that extends an existing model that is used for real machines. This is a state machine-based model that does not easily lend itself to modeling the structural differences between architectures.
Sima et al. [9] put forward a recursive formalism to model a computing machine. Their model is similar to Flynn"s requestor/server formalism [10] . It defines a computing machine (CM) as a doublet, consisting of a microprogram (P), and a set of resources (R); that is CM= (P, R) . This model uses the microcode in order to abstract away any references to a particular ISA. Our proposed computer architecture model extends this formalism by adding a third component that will be used to model the data processed by the computing machine. This data component will facilitate the modeling of virtual devices and operations on inputs with different data types.
III. FORMULATING THE SIMPLE MODEL
For the development of the first iteration of our model we are going to use, as an example, a simple microprocessor that has a hard-wired control unit without pipelining and no other sophisticated microarchitecture. Ways to add new microarchitectural features to the processor model will be discussed later, in the APPLICATIONS section. We will call this simple microprocessor the k85. The simple model will follow along the lines of the one proposed by Sima et al. [9] , however we make significant extensions to that model in order to facilitate later generalizations. Our model uses a triplet instead of a doublet as the primary structure and we introduce the use of relations to describe the relationship between the triplet elements.
Let us assume that we have a computing machine (CM) which consists of a set of N computing resources (R) that use a set of Q operations or instructions (I) to operate on a set of P data types (D). An implementation of a CM can be formalized by means of a triplet:
For the instruction set, 
A resource, r k , 1  k  N, may represent a component of the microprocessor, such as, an adder or a register. Each instruction, i k , controls one or more resources, as shown in Fig. 1 . That is, each instruction controls a set of resources, R k , where:
We introduce a set of triggers, T , where these triggers are state transitions that are used to initiate other processes. An example of such triggers is a set of X sequential rising edges of a clock signal that are numbered and represented as
Let k U represents the relation between k i , k R and, where k TT  and it represents the set of triggers needed to implement instruction k i . We are now able to model k U as a set of triplets, where each instruction"s resource pool can now be scheduled up to the point when each element in the pool is required. That is:
Following a similar line of development, we now consider the data types, where   12 , , , . 
Let k V represent the relation between k r , k D and k Tthat is: Putting the component of the triplet together, as shown in Fig. 3 , we see that the composition k k U V  allows us to express the relationship that exists between the instruction i k and data of type k d whenever there exists a suitable resource
Suppose bop is a generic binary operation, such as addition, and that i k is a specific instance of that operation acting on two data items of types d k1 and d k2 . An example of i k would be the addition of an unsigned integer and a floating point number. We have k i bOp  and
Generalizing the result above to i k that is an n-ary operation () nOp acting on n data items, we have
The distribution of processor specifications in a format consistent with relationships (10), (11) and (12) should facilitate automated compiler construction for new architectures.
Next, we present a way to model the dynamic aspects of a computer"s architecture. The resources needed to execute each instruction, as shown in Fig. 1 , are often marshaled using a sequence of micro-operations that are ordered by the elements of the trigger set T . We introduce a set of micro-operations, M , where
For each instruction, i k , there is a corresponding set of
, where m k1  M k , accesses at most two resources, r ki1 and r ki2 , for inputs. Each micro-operation places its result in one resource, r ko , at most. Now, we are able to model W k , the operations of each instruction, i k over the interval T k , as a sequence of triplets shown in (14) . Now,
where 12 ( , , )
A. Example of the Simple Model
In this section we apply the model to the k85, which is a simple 8-bit microprocessor that is binary-compatible with the Intel 8085. The architecture diagram of the k85 is shown in Fig. 4 
The processor has 59 types of instructions, that is:
The width of the data bus is 8 bits; we will use that as the default size of each resource. Any resource with a different size will be shown with its size in parenthesis next to the resource name. Using Fig. 4 where data and port are any 8-bit numbers representing data or a port respectively. While, data(16) and address(16) are any 16-bit numbers representing data or a memory address respectively.
Next the relations S and T are specified. Let us consider the ANDA instruction group, that is, k ANDA  in (6) and (9) . The ANDA instruction has two options:
ANDA register -the register is ANDed with the A register and the result is stored in A . ANDA M -the data in the memory location pointed to by the contents of the HL
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register is ANDed with the A register and the result is stored in A .
In RTL, the actions performed by the ANDA instruction are described as follows: 
IV. THE GENERAL MODEL We generalize our model by transforming (1) into a recursive formalism. Our simple model may be viewed as a computing object consisting of three related components: the program or ordered set of instructions that direct some computing resources to act on some data. The computing object can be represented by the triplet:
In the general model, parts of I , R and D from (1) may be replaced by models for computing objects that each have a format corresponding to (27). We represent the general model of the computing machine using the following triplet: 
and the relations as:
and
The implementation reference level (IRL) is defined as 0 level  , as shown in Fig. 5 . The IRL can be set arbitrarily, however, it is preferable to set the IRL close to the primary computing device being modeled. In this way the components of the device being modeled will appear at 0 level  and any aggregates structures or networks using the device will appear at 0 level  .
A. Example of the General Model
The ALU can now be modeled as 
Let us consider the ALU from our previous example as an assembly of a multiplexor together with six 8-bit circuits that implement the Adder, Shifter, AND, OR, XOR and NOT functions, as shown in Fig. 6 . The MUX along with its input and output signals forms the processor"s control plane, while the 8-bit circuits along with their data input and output form the processor"s datapath. 
V. APPLICATIONS
Our proposed model can be used to either: 1) Describe the architecture of an entire computing machine, as the virtualization application example below shows; or to 2) Describe an optimized part of an existing machine, as demonstrated by the microprogramming application example below. An existing lower (numerical) level model may be extended by "plugging" into it the model of a new higher level component, as shown in Fig. 5 .
In general the proposed model can be used in the following manner. Firstly, identify a potential processor application or optimization scheme. Next, generate a triplet covering the whole application area. If required, interface this new model to an existing higher-or lower-level model. Finally, define the relationships between the triplet components.
A. Microprogramming
While hard-wired processors, such as the one in our microprocessor example above, may offer a performance advantage over their microprogrammed counterparts, many commercial microprocessors today are microprogrammed. Microprogramming offers the following advantages when compared to hardwired architectures: ease of development and maintenance, flexibility, and lower costs [11] .
A microprogram is a sequence of microinstructions that are not directly accessible to the programs running on the machine. Each microinstruction corresponds to a primitive operation that the machine can perform, often referred to as a micro-operation. The microinstructions are often described using register-transfer level. A processor"s programmer-visible instruction can then be described by a microprogram, as the example of the LHL instruction from the k85 architecture shows. [
The microprogrammed control unit can be implemented using control memory, a control address register and a next address generator unit [12] , as shown in Fig. 7 . Each microinstruction is stored as a word in the control memory.
We model the microprogrammed control unit as the triplet: The discussion above, as well as the model (35), can be applied to co-designed virtual machines. By way of contrast, Chen et al. provide state machine-based model [8] of such machines. In a co-designed virtual machine the source architecture, that is the one visible to the binary applications running on the machine, is emulated on a target architecture. One of the most well-known co-designed virtual machines is the Transmeta Crusoe processor [13] , which uses a "code morphing" (CMS) layer [14] to transparently run Intel IA-32-based software (source architecture) on an underlying VLIW (Very Long Instruction Word) architecture (target architecture). Using our model, this CMS layer can be implemented in 3 n I , in order to maximize performance or it can be implemented in 3 m R , in order to maximize design flexibility and postproduction maintenance.
B. Virtualization
Virtualization is formally described as a one-one homomorphism between a "real" system and a "virtual" system, with respect to all the operators in an instruction sequence set [15] . That is, for any state transformation in the "real" system an equivalent transformation can be performed in the "virtual" system. One realization of virtualization is through virtual machines (VM). A VM is a software layer that emulates a desired machine"s architecture [7] . The VM executes (runs) on a real machine whose architecture may or may not be the same as that emulated by the VM.
We will model the generic virtual machine as We note that all the elements of the model triplet can be implemented as hardware or software, depending on the purpose of the model. For example, the I triplet-component in the microprogramming example (35) is implemented in hardware, while the I , R and D triplet components in the virtualization example (36) are all implemented in software.
VI. CONCLUSION
In this paper, we have developed a formal model of computer architecture. We have also shown how the model can be used to describe hard-wired processors, microprogramming and virtualization. The triplet components of the model can be used to represent programs, hardware/resources and the data of the system under design to an arbitrary level of detail as required by the designer. The model requires an understanding of some basic set theory and Boolean logic operators, both of which are almost universally accessible to computer architects and other digital designers. The level notation combined with the recursive nature of the formalism allows the model to be extended by including detailed sub-component triplets or by adding the primary models triplet into that of a larger superstructure. We believe that this model combined with the quantitative computer architecture tools mentioned in the introduction, can help take the design of new computer architectures from an art into a science.
